



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/817,265	04/02/2004	Fouad A. Faour	10030219-1	1790
57299	7590	05/18/2006	EXAMINER	
AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920 DENVER, CO 80201-1920			VERBITSKY, GAIL KAPLAN	
			ART UNIT	PAPER NUMBER
			2859	

DATE MAILED: 05/18/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

pd

Office Action Summary	Application No. 10/817,265	Applicant(s) FAOUR ET AL.	
	Examiner Gail Verbitsky	Art Unit 2859	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 31 March 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC f 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action'.

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-3, 5, 7-17 and 20 are finally rejected under 35 U.S.C. 103(a) as being unpatentable over US 5639163 A (Davidson', Evan Ezra et al., hereinafter DAVIDSON) in view of US 6554469 B1 (Thomson; David et al., hereinafter THOMSON).

DAVIDSON discloses or suggests an integrated circuit as claimed by Applicant in Claims 1-3, 5, 7-17 and 20, comprising:

Regarding Claim 1: DAVIDSON discloses an integrated circuit comprising

a number of pads;

a constant current source (power supply', Fig. 2) to provide a current I1;

a thermal diode D1 that receives said current I1, said thermal diode being

coupled between first C4A and second (Ground pad, not explicitly shown) ones of said pads;

an analog to digital converter 36 to

i) receive a forward bias voltage (V1) of the thermal diode D1 (Col. 2, Lines 49-51) , and

ii) output (to microprocessor 37, Col. 3, Lines 61-64) a digital representation of the forward bias voltage ($V_2 - V_1$).

Regarding Claim 7: DAVIDSON discloses an integrated circuit comprising a constant current source to provide first and second currents of different magnitudes;

first D1 and second D2 thermal diodes that respectively receive said first I1 and second I2 currents;

a comparator 32 (Fig. 3) to receive forward bias voltages of each of the thermal diodes, to compare the forward bias voltages, and to output a voltage difference indicative of a temperature of the integrated circuit.

Further regarding Claims 2-3 and 17, DAVIDSON discloses logic 37 to receive the digital representation of the forward bias voltage and calculate a temperature of the integrated circuit (Col. 3, Lines 50-52; and Col. 4, Lines 1-4), wherein said logic comprises a temperature look-up table 39 as claimed by Applicant in Claims 3 and 17.

Further regarding Claims 5 and 20, DAVIDSON discloses a third one of said pads is provided to receive a reference current, said third pad C4B being coupled to an input of said constant current source as claimed by Applicant in Claim 5, further comprising a pad to receive a reference current, said pad being coupled to an input of said constant current source as claimed by Applicant in Claim 20.

Further regarding Claims 8-10 and 16: DAVIDSON discloses the thermal diodes are positioned adjacent one another (Col. 2, Lines 45-49) as claimed by Applicant in Claim 8, and the first and second currents have a known relationship as claimed by

Applicant in Claims 9 and 16, and further regarding Claim 10, the second current I2 is an integer multiple of the first current I1 (Col. 3, Lines 6-15; e.g., a ratio of 100:1).

Further regarding Claim 11: DAVIDSON discloses the comparator 32 is a differential amplifier.

Further regarding Claims 12 and 14, DAVIDSON discloses the integrated circuit further comprising an analog to digital converter 36 to

- i) receive the voltage difference output by the differential amplifier, and
- ii) output a digital representation of the voltage difference.

Further regarding Claims 13 and 15, DAVIDSON discloses the integrated circuit further comprising logic 37 to receive the digital representation of the voltage difference and calculate a temperature of the integrated circuit.

DAVIDSON, to summarize, discloses or suggests all the limitations as claimed by Applicant in Claims 1-3, 5, 7-17 and 20, as described above, except DAVIDSON'S power supply Vp is off the "chip area" as indicated by chip 12 (Fig. 12), therefore is not considered to be a pad of the integrated circuit disclosed by DAVIDSON. DAVIDSON as described above, does not explicitly disclose said reference current thereby serving to control the constant current source.

THOMSON discloses a control current provided as a reference current to an input of an "on-chip" constant current source, thereby serving to control the constant current source.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to substitute a control current provided as a reference

current to an input of an on-chip constant current source, thereby serving to control the constant current source for the fixed resistor controlled source of DAVIDSON in order to make the constant current source adjustable as taught by THOMSON.

3. Claims 4 and 19 are finally rejected under 35 U.S.C. 103(a) as being unpatentable over DAVIDSON and THOMSON in view of US 6453218 B1 (Vergis', George, hereinafter VERGIS).

DAVIDSON and THOMSON, to summarize, discloses or suggests all the limitations as claimed by Applicant in Claims 4 and 19, as described above in Paragraph 9 as applied to Claims 1-3, 5, 7-17 and 20 further including the limitations that the microprocessor 37 has an input that receives the digital representation of the differential input voltage, the digital representation of the voltage difference (between the two forward bias voltages) as claimed by Applicant, and includes a look-up table for converting those values to temperature values, and the microprocessor 37 outputs these values over a suitable bus 41. DAVIDSON discloses that the microprocessor 37 may compare the measured value to a limit and provide an over-temperature output signal to a lead 40 (Col. 3, Line 61 - Col. 4, Line 8).

DAVIDSON as described above, does not explicitly disclose a register to store the digital representation of the forward bias voltage, the digital representation of the voltage difference as claimed by Applicant, said register being readable during normal operation of the integrated circuit as claimed by Applicant.

VERGIS discloses it is known in the art to store the digital representation of a

temperature that is based on the forward bias voltage across a diode in a register area 1 04 (Col. 3, Lines 15-33). VERGIS further discloses that it is advantageous to store the digital representation of temperature in a register in order to benefit from the ability to periodically store the data as it is measured, but only read it at convenient times that will not interfere with other processor operations (Col. 3, Lines 34-54).

VERGIS is evidence that ordinary workers in the field of temperature measurement in integrated circuits would recognize the benefit of adding a register being readable during normal operation of the integrated circuit as taught by VERGIS for the device of DAVIDSON in order to benefit from not interfering with other processor operations by allowing the microprocessor to choose when the temperature data will be transmitted.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to substitute a register being readable during normal operation for the transmitted output signal of DAVIDSON in order to not interfering with other processor operations by allowing the microprocessor to choose when the temperature data will be transmitted as taught by VERGIS.

4. Claim 18 is finally rejected under 35 U.S.C. 103(a) as being unpatentable over DAVIDSON and THOMSON in view of US 5195827 A (AUDY; Jonathan M. et al.).

DAVIDSON and THOMSON, to summarize, discloses or suggests all the limitations as claimed by Applicant in Claim 18, as described above in Paragraph 9 as applied to Claims 1-3, 5, 7-17 and 20 further including the limitations of one analog to

digital converter 36 receiving the output of comparator 32. DAVIDSON further disclosed that the currents should be precisely controlled by selecting external resistors with precisely known values.

DAVIDSON as described above, does not explicitly disclose one or more analog to digital converters receiving the first and second currents and outputting digital representations of said currents to logic.

AUDY discloses an ammeter 24 and analog to digital converter 38 for providing the current data to the central processor 36.

AUDY is evidence that ordinary workers in the field of semiconductor device temperature sensing would recognize the benefit of using an analog to digital converter as taught by AUDY for the precisely known resistors of DAVIDSON in order to measure the currents for better accuracy without requiring the resistors.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to substitute an analog to digital converter for the precise resistors controlling the current of DAVIDSON in order to use multiple excitations and cancel parasitic base and emitter resistances as taught by AUDY.

5. Claim 6 is finally rejected under 35 U.S.C. 103(a) as being unpatentable over US 6890097 82 (TANAKA; Nobue) in view of US 5401099 A (Nishizawa; Hideaki et al., hereinafter NISHIZAWA).

TANAKA, to summarize, discloses or suggests all the limitations as claimed by Applicant in Claim 6: a method for measuring a temperature of an integrated circuit,

Art Unit: 2859

comprising', coupling (Fig. 14, Col. 19, Step 1403) first 96 and second 98 pads of the integrated circuit to a characterization device (test head 114, Fig. 17; Col. 17, Lines 49-52ff, Col. 18: Line 17- Col. 19, Line 3), said first and second pads being coupled to terminals of a thermal diode 86 of the integrated circuit;

supplying (step 1404) a first current to the thermal diode (80A), via the characterization device, to determine a saturation current of the thermal diode', disconnecting (after step 1410: "END") the characterization device from the integrated circuit;

during normal operation of the integrated circuit, and on-board the integrated circuit, supplying a constant current to the thermal diode while converting a forward bias voltage of the thermal diode to a digital value; and
using said digital value in conjunction with a digital representation of said saturation current to calculate the temperature of the integrated circuit.

TANAKA as described above, does not explicitly disclose during normal operation of the integrated circuit, and on-board the integrated circuit, supplying a constant current to the thermal diode while converting a forward bias voltage of the thermal diode to a digital value; and
using said digital value in conjunction with a digital representation of said saturation current to calculate the temperature of the integrated circuit.

NISHIZAWA discloses measuring a forward voltage in a main measurement stage after measurement of forward current/voltage characteristics and storing correction values.

NISHIZAWA is evidence that ordinary workers in the field of temperature measurement would recognize the benefit of using stored corrections as taught by NISHIZAWA for the calibration of TANAKA in order to more accurately measure the temperature.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to substitute supplying a constant current for the supplying of a voltage of TANAKA in order to more accurately measure the temperature as taught by NISHIZAWA.

Response to Arguments

6. Applicant's arguments filed 03/31/2006 have been fully considered but they are not persuasive. Applicant states that Davidson does not claim a constant current source that is on chip (i.e., part of the IC). This argument is not persuasive because this limitation is not stated in claim 1. It is the claims that define the claimed invention, and it is claims, not specification that are anticipated or unpatentable. Constant v. Advanced Micro-Devices, Inc., 7 USPQ2d 1064.

Applicant states that in Thomson's the transistors of the constant current source are neither on a common substrate nor on the same substrate as a temperature sensor. This argument is not persuasive because this limitation is not stated in claim 1. It is the claims that define the claimed invention, and it is claims, not specification that are anticipated or unpatentable. Constant v. Advanced Micro-Devices, Inc., 7 USPQ2d 1064.

Applicant states that the references do not teach all the limitations of the claims, i.e, the combination of Davidson and Thomson does not teach an “on-chip ADC”. This argument is not persuasive because this limitation is not stated in claim 1. It is the claims that define the claimed invention, and it is claims, not specification that are anticipated or unpatentable. Constant v. Advanced Micro-Devices, Inc., 7 USPQ2d 1064.

Conclusion

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The prior art cited in the PTO-892 and not mentioned above disclose related devices and methods.

Pippin (U.S. 5838578) discloses in Fig. 10 a temperature sensor implemented in an IC (MP), the IC comprises an on-chip constant current source 140.

Lipp (U.S. 4165642) discloses in Fig. 1 an on-chip temperature sensor, and an ADC located on the same chip 10.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Gail Verbitsky whose telephone number is 571/ 272-2253. The examiner can normally be reached on 7:30 to 4:00 ET.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Diego Gutierrez can be reached on 571/ 272-2245. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

GKV

Gail Verbitsky
Primary Patent Examiner, TC 2800



May 05, 2006